

10/092185
10/092185

03/06/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10092185	FILING DATE 03/06/2002	CLASS 209	SUBCLASS 513	GAU 3353	EXAMINER Rodriguez
----------------------	---------------------------	--------------	-----------------	-------------	-----------------------

**APPLICANTS: Beffa Raymond:

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A CON OF 09/941,092 08/28/2001 PAT 6,373,011
WHICH IS A CON OF 09/713,912 11/15/2000 PAT 6,365,861
WHICH IS A DIV OF 09/520,067 03/07/2000 PAT 6,350,659
WHICH IS A CON OF 09/133,338 08/13/1998 PAT 6,100,486
WHICH IS A DIV OF 08/785,353 01/17/1997 PAT 5,927,512
AND SAID 09/941,092 08/28/2001
IS A DIV OF 09/133,336 08/13/1998 PAT 6,147,316

BEST AVAILABLE COPY

FOREIGN APPLICATIONS VERIFIED:

NA 9/29/04 Formal Drawings (8 sheets) set L 3/6/02

PG-PUB DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	ATTORNEY DOCKET NO
USPTO 119 condition met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	3037.10US (95-1074.10)
Verified and Acknowledged Examiners's initials <i>[Signature]</i>	
TITLE: Method for sorting integrated circuit devices	

U.S. DEPT. OF COMM. / PAT. & TM-PTO-435L (Rev. 12-94)

NOTICE

Amount

DRAWINGS			CLAIMS ALLOWED	
Sheets Drwg. 8	Figs. Drwg. 8	Print Fig. 6	Total Claims 3	Print Claim for O.G. 1
<i>[Signature]</i> (Assistant Examiner) 9/22/04 (Date)			NOTICE OF ALLOWANCE MAILED	
DONALD F. WILSON SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 3600 <i>[Signature]</i> (Primary Examiner) 9/22/04 (Date)			ISSUE FEE Amount Due <i>[Signature]</i> Date Paid <i>[Signature]</i>	
<i>[Signature]</i> (Legal Instruments Examiner) 9/22/04 (Date)			ISSUE BATCH NUMBER	

(Attached in pocket on right inside flap)